Abstract-We present an efficient method for optimized instruction selection and scheduling for Programmable Digital Signal Processors. Our approach uses artificial intelligence techniques to yield code that is comparable to that of hand-written assembly codes by DSP experts. Several examples which demonstrate the feasibility of the approach, targeted to the TMS32020/50 architecture, are presented.
I. INTRODUCTION
To fully utilize the available computing power of the modern programmable digital signal processor (PDSP) [I] , software designers must face the difficult task of programming in assembly language. Although high-level language (HLL) compilers for PDSP's exist [2] , most of them are based on technology developed with general purpose applications in mind. Genin et al. [3] estimated that assembly codes written by human DSP experts perform 5 to 50 times faster than those obtained from conventional HLL compilers of just a few years ago. Although the performance of current optimizing compilers has improved significantly, for real-time DSP applications with stringent constraints on execution time and/or code size, careful manual coding, typically with several fine-tuning iterations, is still the only effective approach.
This correspondence deals with code generation for PDSP's with nonuniform register sets. More specifically, we focus on the subproblems of scheduling and instruction selection. Other issues such as the handling of conditionals and branches, the use of circular buffers and special instructions are under study and will be reported in the future. In this correspondence, we describe an approach in which scheduling and instruction selection are handled concurrently, instead of in separate passes as often implemented in conventional compilers. Our measure of efficiency is the size and execution time of the generated assembly code. Many embedded applications in the DSP area depend directly on the efficiency of the executable code.
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IEEE Log Number 9406018. Such applications may require a minimum code execution speed (for example, a certain computation must be finished before the next input data arrive) andor a maximum code size (for example, to fit in the limited on-chip memory of the PDSP). For such applications, longer compilation time and larger memory requirement can still be more attractive than manual assembly coding. A prototype code generator targeted for a subset of the TMS320ZxK5x architecture and instruction set has been implemented. Experimental results reveal that our approach can yield codes that are comparable to that of hand-written assembly codes by DSP experts.
PROBLEM FORMULATION
An HLL program can be represented by a directed acyclic graph (DAG). Fig. 1 depicts a fragment of C code and its corresponding DAG. Nodes in the DAG represent operations to be performed and arcs indicate the data or control dependency among those operators.
Similarly, each assembly instruction can be represented by a DAGlike pattern. Each pattern specifies, among other information, which registers it needs to read from and what state flags it will use before execution of the associated instruction. Each pattern also specifies which registers it will write to and what state flags it will modify after execution. We call the former pre-conditions and the latter postconditions. In this context, it is easy to see that each pattern can "cover" part of the program DAG. Code generation can be described as determining a sequence of instructions and their ordering, with compatible pre-conditions and post-conditions, from the given instruction set to realize all the operations specified in the DAG, subject to the DAG data dependency constraints. If each instruction also carries an associated cost, optimal code generation can be defined as determining the minimum cost cover for the program DAG. Unfortunately, it has been shown that optimal code generation is NP-complete [4] .
Two important subproblems of code generation are scheduling and instruction selection. For example, the DAG in Fig. 1 indicates that the "+" node must be covered before either "-" or "*" nodes can be evaluated. However, there are no constraints on the covering order of the latter two nodes. Determining a valid evaluation order for all nodes, consistent with the partial order specified by the arcs, is known as scheduling.
Many PDSP's are based on the CISC (complex instruction set computing) concept, characterized by a nonorthogonal set of complex instructions. Consequently, certain parts of the DAG may be coverable by more than one instruction. Determining a set of instructions that can completely cover the program DAG, and for those parts that are coverable by many instructions, determining which instruction to 1053-587X/94$04.00 0 1994 IEEE 
APPROACH

A. Scheduling
At the topmost level, our scheduling algorithm is a heuristic list scheduler. First, a DAG is built from the input program. Next, the DAG is augmented to include flow-of-control information, followed by as-late-as-possible (ALAP) scheduling. This initial scheduling, however, does not determine the actual order in which nodes are covered. In the ALAP schedule, if node ill must be covered before node N , 121 is scheduled as close to N ' s schedule as possible. The rationale for using ALAP is as follows. If M must be covered before A', then there must be an arc from N to M . If it is a data dependency arc, then M depends on M ' s result and executing M immediately before Ar makes the least commitment of resources, yielding the positive effect of reducing loadstore instructions. If it is a control dependency arc, then any scheme that schedules M before -Y can be applied and ALAP provides a valid initial guess. At each iteration, all coverable nodes are collected; each coverable node is evaluated and the cheapest node is selected. In case more than one node evaluates to the minimum cost, the one with the lowest initial schedule is selected. The selected node is covered and removed from the DAG. The process recurs until the entire DAG has been covered.
Node coverage involves pattem matching while node evaluation involves heuristic search; both node coverage and node evaluation also involve means-ends-analysis (MEA) [6] and hierarchical planning [7] , as we describe in [SI.
B. Instruction Selection
In most code generation techniques, instruction selection is statically predetermined, context insensitive and hard coded in form of small routines. For instance, in threaded code generation [SI, each operation in the intermediate representation (IR) is replaced with a call to a subroutine that translates the IR operator into assembly instructions. Compact implementation and fast execution have made threaded code generation popular among some DSP synthesis systems
[IO], [ I l l . Many CISC PDSP's have a rich set of addressing modes and complex instructions that perform many operations in a single instruction. This leads to two potential problems when statically macroexpanding individual IR operators. Sometimes a single assembly instruction can cover more than one IR operator. Conversely, there may be many complex instructions with overlapping functionality that can cover an IR operator.
In our approach, each DAG operator is covered one at a time. If a complex pattern can cover more than one node, all involved nodes in the DAG are marked covered. If many patterns can cover a given node, heuristic search is used to determine the best one for the current context. However, a simple static evaluation function is not sufficient. In an analogy to game playing, it is necessary to look ahead several moves to discover that a seemingly bad move is in fact the best one. Our node evaluation algorithm implements a Astep look-ahead with a recursive heuristic search to determine the and with li = 1 (no look-ahead), that is exactly the conclusion. Only with li = 3 (looking ahead 2 plays) one can see the advantage of investing a bit more in covering node 34 first: template LTAdma not only satisfies the preconditions of MPYd,,, but it also adds the contents of P to AC as a side effect, which in effect covers node 35.
IV. RESULTS
A prototype code generator has been implemented in objectoriented C + +. We used a target processor based on a simplified version of the TMS32020IC50's architecture.
Seven examples involving common DSP algorithms have been compiled with this prototype code generator and the results listed in Table I . As one can notice from Table I , the code generated by our prototype is much better (up to 3.8 times smaller) than that obtained with a commercial compiler such as the TMS320C2x1C5x
Optimizing C Compiler from Texas Instruments. Furthermore, our prototype is capable of generating code whose quality is comparable to that generated by human DSP experts. Note that in example ROTATION, although the prototype generated more instructions, the program executes faster than the handwritten version. This is due to our heuristic function, which minimizes the sum of code size and execution time. Incidentally, by varying the weights in the heuristic function, one can generate code that executes fastest (e.g., for realtime applications) or has the smallest size (e.g., to fit into a limited size PROM).
To study the effects of the look-ahead factor we varied I< for all seven examples. As expected, the quality of the generated code, in general, improves when li increases, as shown in Fig. 2 . For those cases in which the code size remained constant, we speculate that the heuristics used were the limiting factors. Fig. 2 also shows that a relatively small value of I< 5 4 is sufficient to obtain handwrittenquality code.
V. FUTURE RESEARCH
An algorithm reformulation scheme that has knowledge of the target processor's architecture is currently under development. Such a scheme can transform the input program into a form more suitable for optimal code generation. Without transformations, the HLL plays an important role in the quality of the machine code. General purpose HLL's do not give the programmer direct access to unique features of PDSP's such as modulo-addressing register arithmetic, special fixed-point scaling modes, dual data memory access, and fractional data types. Developing a dedicated HLL for DSP certainly has its advantages [3] , [ l 11 . The only inconveniences are the learning curve associated with a new language and the time to rewrite common DSP routines, which may have already been coded in a conventional HLL, into the dedicated HLL.
In our model, scheduling and instruction selection consider the entire program rather than proceeding basic block-by-basic block. Hence, it can gather operations not only inter-basic block but also intra-basic blocks. Of course, if computational resources are limited, a few basic blocks would have to be considered at one time. Interaction between different runs is not yet supported, so the resultant code may not be globally optimized.
